Instruction unit - PDFSEARCH.IO - Document Search Engine

Instruction unit
Results: 1206

#	Item
141	Exploiting Locality to Improve Circuit-level Timing Speculation Jing Xin, Northwestern University and Russ Joseph, Northwestern University Abstract—Circuit-level timing speculation has been proposed as a technique to r Add to Reading List Source URL: users.eecs.northwestern.edu Language: English - Date: 2010-04-13 16:41:18 Central processing unit Computer memory Instruction set architectures CPU cache Cache Microarchitecture Intel Core DEC Alpha Computer architecture Computer hardware Computer engineering
142	Version 1 Open The Hex 8 Architecture David May: February 21, 2014 Add to Reading List Source URL: www.cs.bris.ac.uk Language: English - Date: 2014-02-21 06:51:57 Computing Instruction set architectures Central processing unit Instruction set Pointer
143	Version 1.0 Concurrent/Parallel Processing David May: April 9, 2014 Introduction Add to Reading List Source URL: www.cs.bris.ac.uk Language: English - Date: 2014-04-09 06:19:05 Central processing unit Parallel computing Classes of computers Microprocessors CPU cache Superscalar Cell Instruction set Branch predictor Computer architecture Computing Computer hardware
144	Division of Continual Learning Request for Assistance in Offering Non-Credit or CEU Programs Consult the “CEU Program Criteria” on the instruction page as you complete these forms. If you have questions on price, ple Add to Reading List Source URL: dcl.uncg.edu Language: English - Date: 2013-08-20 11:24:11 Continuing education unit Health education Vocational education E-learning Education Curricula Educational psychology
145	The Progress of Computing William D. Nordhaus1 Yale University and the NBER August 30, 2001 version 4.4 __________________________________________________ Add to Reading List Source URL: www.econ.yale.edu Language: English - Date: 2001-08-30 14:19:28 Instruction set architectures Central processing unit Computer performance Instructions per second Dhrystone MIPS architecture Benchmark VAX Computer Computer architecture Computing Computer hardware
146	Eliminating Cache-Based Timing Attacks with Instruction-Based Scheduling Deian Stefan1 , Pablo Buiras2 , Edward Yang1 , Amit Levy1 , David Terei1 , Alejandro Russo2 , and David Mazières 1 Add to Reading List Source URL: www.amitlevy.com Language: English - Date: 2013-09-13 15:42:52 Cache Computer memory Computer architecture Scheduling Thread Timing attack Computing Central processing unit CPU cache
147	Instruction Cache Prediction Using Bayesian Networks Mark Bartlett and Iain Bate and James Cussens1 Abstract. Storing instructions in caches has led to dramatic increases in the speed at which programs can execute. Howev Add to Reading List Source URL: www.cs.york.ac.uk Language: English - Date: 2010-08-25 10:31:58 Computer memory Bayesian network Information Electronics Electronic engineering Cache pollution Classic RISC pipeline Cache CPU cache Central processing unit
148	PDF Document Add to Reading List Source URL: www.a4com.de Language: English - Date: 2006-12-21 09:47:06 Central processing unit Instruction set architectures ARM architecture BlackBerry XScale Intel Core CPU cache Microprocessor Coprocessor Computer architecture Computer hardware Computing
149	What is a Timing Anomaly? Franck Cassez1 , René Rydhof Hansen∗2 , and Mads Chr. Olesen2 1 National ICT Australia Sydney, Australia Add to Reading List Source URL: people.cs.aau.dk Language: English - Date: 2012-10-25 20:20:08 Computing Cache Real-time computing Worst-case execution time CPU cache Instruction set Latency NOP Computer performance Computer architecture Central processing unit Computer hardware
150	1 CGTM No. 19 A Study of Arithmetic Type Conversion on the IEM System /360 Add to Reading List Source URL: www.slac.stanford.edu Language: English - Date: 2011-07-15 16:42:36 Computer arithmetic Instruction set architectures Instruction set Floating point IBM System/3 Microcode Q TI-990 Computer architecture Computing Central processing unit

UPDATE